"Multibit Retention Registers for Power Gated Designs: Concept, Design, and ..."

Yu-Guang Chen et al. (2014)

> Home

Details and statistics

DOI: 10.1109/TCAD.2013.2293881

access: closed

type: Journal Article

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenGLSC14
- ask others
- share record
  persistent URL:
  - http://dblp.org/rec/journals/tcad/ChenGLSC14
Yu-Guang Chen, Hui Geng, Kuan-Yu Lai, Yiyu Shi, Shih-Chieh Chang:
Multibit Retention Registers for Power Gated Designs: Concept, Design, and Deployment. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(4): 507-518 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.